High-Speed CMOS Dual ADC

High-Speed CMOS Dual ADC

  • Pipelined architecture
  • Dual 10-bit, 100 MSPS ADC
  • 220 mW power consumption
  • 1.2 V supply
  • 1.5 mm x 1.5 mm
  • 0.13 µm logic process